

Semicustom

CMOS

Standard cell

CS86 Series

■ DESCRIPTION

The CS86 series of 0.18 μm standard cells is a line of CMOS ASICs based on higher integration implemented by introducing wiring pitch reduction technology and on I/O pad placement technology to the conventional CS81 series.

The CS86 series has three types of cell sets (CS86MN, CS86MZ, and CS86ML), covering a variety of applications, from portable devices requiring low power consumption to image processors requiring large-scale circuitry and high speed. The three types of cell sets can be contained on one chip, allowing those system LSIs to be implemented which require low power consumption as well as high-speed operation for certain types of processing.

■ FEATURES

- Technology : 0.18 μm silicon-gate CMOS, 4 to 6-layer wiring
Standard transistor cells can coexist with either ultra high-speed process cells or low leakage process cells on a chip.
- Supply voltage : 1.8 V \pm 0.15 V (standard) to 1.1 V \pm 0.1 V
- Junction temperature range : $-40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$
- Cell sets
 - CS86MN : Offers standard transistor characteristics. Designed as a library for products requiring higher throughputs.
 - CS86MZ : Offers transistor characteristics for ultra high-speed operation. Designed as a library for products that require higher processing speeds than those provided by CS86MN.
 - CS86ML : Offers transistor characteristics with less leak current. Designed as a library for mobile devices and other products requiring lower power consumption.
- Cell Specifications :

Cell set name	CS86MZ	CS86MN	CS86ML	Unit
Delay time*1	70	88	136	ps
Power consumption*2	42.7	40.1	38.3	nW/MHz
Leakage power*3	3.922	0.023	0.0067	nW

*1 : 2 input NAND cell (low-power type) , F/O = 2, normal load, Power Supply voltage 1.8 V, Temperature = $+25\text{ }^{\circ}\text{C}$

*2 : 2 input NAND cell (low-power type) , F/O = 1, 4 Grid, Power Supply voltage 1.8 V, Temperature = $+25\text{ }^{\circ}\text{C}$

*3 : 2 input NAND cell (low-power type) , F/O = 0, no load, Power Supply voltage 1.8 V, Temperature = $+25\text{ }^{\circ}\text{C}$

(Continued)

CS86 Series

(Continued)

- Output buffer cells with noise reduction circuits
- Input buffer cells and bidirectional buffer cells with on-chip input pull-up/pull-down resistors
- Buffer cells for crystal oscillation circuits
- Special interfaces : SSTL2, PCI, P-CML, T-LVTTL, USB, IEEE1394, and others.
- IP macros : CPU (ARM9, FR-V, and others) , DSP, PCI, IEEE1394, USB, IrDA, PLL, DAC, ADC, and others.
- Capable of incorporating compiled cells (RAM/ROM/Register file/Delay line)
- Configurable internal bus circuits
- Advanced hardware/software co-design environment
- Short-term development using Physical Synthesis tool
- Low power consumption using Low Power Synthesis tool
- Short-term development using a timing driven layout tool
- Hierarchical design environment for supporting large-scale circuits
- Support for Signal-Integrity
- Support for Memory (RAM, ROM) SCAN
- Support for Memory (RAM) BIST
- Support for Boundary SCAN
- Support for path delay test
- A variety of package options : QFP, TQFP, LQFP, HQFP, PBGA, FBGA, FLGA, EBGA

■ MACRO LIBRARY (Including macros under planning)

1. Logic cells

- Adder
- AND-OR Inverter
- Clock Buffer
- Latch
- NAND
- AND
- NOR
- OR-AND
- Scan Flip Flop
- ENOR
- Boundary Scan Register
- Bus Driver
- AND-OR
- Decoder
- NON-Scan Flip Flop
- Inverter
- Buffer
- OR-AND Inverter
- OR
- Delay Buffer
- Selector
- EOR
- Dummy Clock Buffer
- Others

2. IP macro

CPU	FR-V, ARM9, and others.
DSP	Communications DSP, DSP for Digital AV, and others.
Peripheral macro	Interval timer, interrupt controller, DMA controller, RTC, calender, UART, and others.
Interface macro	PCI, IEEE1394, USB, IrDA, and others.
Multimedia processing macros	JPEG, MPEG 4.0, and others.
Mixed signal macros	ADC, DAC, OPAMP, and others.
Compiled macros	RAM (1 port, 2 ports) , ROM, Delay Line, Register file, and others.
PLL	Analog PLL
I/O macro	Compatible with various interface levels between 1.1 V and 5 V; SSTL2, PCI, P-CML, T-LVTTL, USB, IEEE1394, and others.

CS86 Series

■ COMPILED CELLS

Compiled cells are macro cells which are automatically generated by specifying configuration parameters such as the number of bits and words. The CS86 series has the following types of compiled cells (Note that the word and bit ranges of each macro varies) .

1. Clock synchronous single-port RAM (1 address : 1 RW)

- High density type/High density partial write type

Column type	Memory capacity	Word range	Bit range	Unit
4	16 to 72 K	16 to 1 K	1 to 72	bit
16	64 to 72 K	64 to 4 K	1 to 18	bit

- Super high density type/Super high density partial write type

Column type	Memory capacity	Word range	Bit range	Unit
4	64 to 144 K	32 to 2 K	2 to 72	bit

- Large scale partial write type

Column type	Memory capacity	Word range	Bit range	Unit
16	24 to 1152 K	4K to 16 K	6 to 72	bit

- Super high density large scale partial write type

Column type	Memory capacity	Word range	Bit range	Unit
16	2 to 1152 K	512 to 16 K	4 to 72	bit

- High speed type

Column type	Memory capacity	Word range	Bit range	Unit
8	256 to 144 K	64 to 2 K	4 to 72	bit

2. Clock synchronous dual-port RAM (2 addresses : 1 RW, 1 R)

- High density type/Partial write type

Column type	Memory capacity	Word range	Bit range	Unit
4	16 to 72 K	16 to 1 K	1 to 72	bit
16	64 to 72 K	64 to 4 K	1 to 18	bit

3. Clock synchronous register file (3 addresses : 1 W, 2 R)

Column type	Memory capacity	Word range	Bit range	Unit
1	4 to 4608	4 to 64	1 to 72	bit

4. Clock synchronous register file (4 addresses : 2 W, 2 R)

Column type	Memory capacity	Word range	Bit range	Unit
1	4 to 4608	4 to 64	1 to 72	bit

5. Clock synchronous ROM (1 address : 1 R)

Column type	Memory capacity	Word range	Bit range	Unit
16	256 to 1024 K	128 to 8 K	2 to 128	bit
64	1 to 1024 K	512 to 32 K	2 to 32	bit

6. Clock synchronous delay line memory (2 addresses : 1 W, 1 R)

Column type	Memory capacity	Word range	Bit range	Unit
8	256 to 32 K	32 to 1 K	8 to 32	bit
16	384 to 32 K	64 to 2 K	6 to 16	bit
32	512 to 32 K	128 to 4 K	4 to 8	bit

CS86 Series

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Supply voltage* ¹	V _{DD}	-0.5	+ 2.5 * ²	V
			+ 4.0 * ³	
Input voltage* ¹	V _I	-0.5	V _{DD} + 0.5 (≤ 2.5 V) * ²	V
			V _{DD} + 0.5 (≤ 4.0 V) * ³	
Output voltage* ¹	V _O	-0.5	V _{DD} + 0.5 (≤ 2.5 V) * ²	V
			V _{DD} + 0.5 (≤ 4.0 V) * ³	
Storage temperature	T _{st}	-55	+125	°C
Junction temperature	T _j	-40	+125	°C
Output current* ⁴	I _o	±10 (3.3 V CMOS, 2.5 V CMOS)		mA
		± 7.5 (1.8 V CMOS)		
Input signal transfer rate	R _i	—	Clock input* ⁵ : 200 Normal input : 100	Mbps* ⁶
Output signal transfer rate	R _o	—	100	Mbps* ⁶
Output load capacitance	C _o	—	3000/R _o	pF
Supply pin current	I _D	—	* 7	mA

*1 : V_{SS} = 0 V.

*2 : Internal gate area when single-power supply and dual-power supply are used.

*3 : I/O area when 3.3 V I/F or 2.5 V I/F is used with dual-power supply.

*4 : DC current that continuously flows for 10 ms or more, or average DC current.

*5 : It is required to use I/O cells for clock input.

*6 : bps = bit per second.

*7 : Refer to “• Supply pin current per V_{DD}/GND pin (mA)”

• Supply pin current per V_{DD}/GND pin (mA)

(a) Maximum Current Per Power Supply I/O *¹

T_j = +125 °C*²

Frame	Source type	Maximum current (with standard power supply) (mA)	Number of layers
YH	V _{DDE}	68	4
	V _{DDE}	59	5
	V _{DDE}	59	6
	V _{DDI} , V _{DD} , V _{SS}	68	4
	V _{DDI} , V _{DD} , V _{SS}	93	5
	V _{DDI} , V _{DD} , V _{SS}	118	6

(b) Current Supply Per Supply I/O to the core

$T_j = +125^{\circ}\text{C}^{*2}$

Frame	Source type	Maximum current (with standard power supply) (mA)	Number of layers
YH	V _{DDI} , V _{DD} , V _{SS}	34	4
	V _{DDI} , V _{DD} , V _{SS}	34	5
	V _{DDI} , V _{DD} , V _{SS}	59	6

*1 : The maximum current per power supply I/O includes the power supplied to the I/O area and the power supplied to the core.

*2 : The current that can be supplied per power supply I/O to the core depends on the junction temperature. When T_j is not $+125^{\circ}\text{C}$, multiple the values of maximum current by the following values to calculate the maximum current for each T_j .

The current that can be supplied per power supply I/O to the core depends on the junction temperature. When T_j is not $+125^{\circ}\text{C}$, multiple the values of maximum current by the following values to calculate the maximum current for each T_j .

$T_j = +111^{\circ}\text{C}$ to $+125^{\circ}\text{C}$: 1.0

$T_j = +91^{\circ}\text{C}$ to $+110^{\circ}\text{C}$: 1.4

$T_j =$ to $+90^{\circ}\text{C}$: 2.8

Note : Calculation of Power Supply Pins

Example :

(wiring layer=6, $T_j=+125^{\circ}\text{C}$)

- Maximum current per V_{DD}, GND pin

V_{DDE} = 59 mA/pin (Refer to “ (a) Maximum Current Per Power Supply I/O*1”)

V_{DDI} = V_{SS} = 59 mA/pin (Refer to “ (b) Current Supply Per Supply I/O to the core”)

- Required number of power supplies (internal / external / V_{SS}) : Ni/Ne/Ns

Maximum DC internal power-supply current : I_{imax},

Maximum DC external power-supply current : I_{emax}

Ni = I_{imax}/59 mA, Ne = I_{emax}/59 mA, Ns = I_{imax}/59 mA + I_{emax}/59 mA

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

CS86 Series

RECOMMENDED OPERATING CONDITIONS

- Single power supply ($V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$)

($V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Supply voltage	V_{DD}	1.65	1.8	1.95	V
“H” level input voltage	V_{IH}	$V_{DD} \times 0.65$	—	$V_{DD} + 0.3$	V
“L” level input voltage	V_{IL}	-0.3	—	$V_{DD} \times 0.35$	V
Junction temperature	T_j	-40	—	+125	°C

- Dual power supply ($V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}/V_{DDI} = 1.5 \text{ V} \pm 0.1 \text{ V}/V_{DDI} = 1.1 \text{ V} \pm 0.1 \text{ V}^*$)

($V_{SS} = 0 \text{ V}$)

Parameter		Symbol	Value			Unit
			Min	Typ	Max	
Supply voltage		V_{DDE}	3.0	3.3	3.6	V
		V_{DDI}	1.65	1.8	1.95	
			1.4	1.5	1.6	
			1.0	1.1	1.2	
“H” level input voltage	1.8 V CMOS	V_{IH}	$V_{DDI} \times 0.65$	—	$V_{DDI} + 0.3$	V
	3.3 V CMOS		2.0	—	$V_{DDE} + 0.3$	
“L” level input voltage	1.8 V CMOS	V_{IL}	-0.3	—	$V_{DDI} \times 0.35$	V
	3.3 V CMOS		-0.3	—	+0.8	
Junction temperature		T_j	-40	—	+125	°C

* : $V_{DDI} = 1.1 \text{ V} \pm 0.1 \text{ V}$ is being prepared.

- Dual power supply ($V_{DDE} = 2.5 \text{ V} \pm 0.2 \text{ V}$, $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}/V_{DDI} = 1.5 \text{ V} \pm 0.1 \text{ V}/V_{DDI} = 1.1 \text{ V} \pm 0.1 \text{ V}^*$)

($V_{SS} = 0 \text{ V}$)

Parameter		Symbol	Value			Unit
			Min	Typ	Max	
Supply voltage		V_{DDE}	2.3	2.5	2.7	V
		V_{DDI}	1.65	1.8	1.95	
			1.4	1.5	1.6	
			1.0	1.1	1.2	
“H” level input voltage	1.8 V CMOS	V_{IH}	$V_{DDI} \times 0.65$	—	$V_{DDI} + 0.3$	V
	2.5 V CMOS		1.7	—	$V_{DDE} + 0.3$	
“L” level input voltage	1.8 V CMOS	V_{IL}	-0.3	—	$V_{DDI} \times 0.35$	V
	2.5 V CMOS		-0.3	—	+0.7	
Junction temperature		T_j	-40	—	+125	°C

* : $V_{DDI} = 1.1 \text{ V} \pm 0.1 \text{ V}$ is being prepared.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

CS86 Series

■ ELECTRICAL CHARACTERISTICS

1. DC characteristics

- Single power supply : $V_{DD} = 1.8 \text{ V}$ standard

($V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$)

Parameter	Symbol	Conditions	Value			Unit
			Min	Typ	Max	
"H" level output voltage	V_{OH}	$I_{OH} = -100 \mu\text{A}$	$V_{DD} - 0.2$	—	V_{DD}	V
"L" level output voltage	V_{OL}	$I_{OL} = 100 \mu\text{A}$	0	—	0.2	V
"H" level output V-I characteristics	—	1.8 V $V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$	*			—
"L" level output V-I characteristics	—	1.8 V $V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$	*			—
Input leakage current	I_L	—	—	—	± 5	μA
Pull up/Pull down resistance	R_P	Pull up $V_{IL} = 0$, Pull down $V_{IH} = V_{DD}$	8	18	40	$\text{k}\Omega$

* : Refer to " (1) 1.8 V" in ■V-I CHARACTERISTICS.

- Dual power supply : $V_{DDE} = 3.3 \text{ V}$, $V_{DDI} = 1.8 \text{ V}/1.5 \text{ V}/1.1 \text{ V}$

($V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}/V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$, $V_{DDI} = 1.5 \text{ V} \pm 0.1 \text{ V}$, $V_{DDI} = 1.1 \text{ V} \pm 0.1 \text{ V}$,
 $V_{SS} = 0 \text{ V}$, $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$)

Parameter	Symbol	Conditions	Value			Unit
			Min	Typ	Max	
"H" level output voltage	V_{OH4}	3.3 V Output $I_{OH} = -100 \mu\text{A}$	$V_{DDE} - 0.2$	—	V_{DDE}	V
	V_{OH2}	1.8 V Output $I_{OH} = -100 \mu\text{A}$	$V_{DDI} - 0.2$	—	V_{DDI}	
"L" level output voltage	V_{OL4}	3.3 V Output $I_{OL} = 100 \mu\text{A}$	0	—	0.2	V
	V_{OL2}	1.8 V Output $I_{OL} = 100 \mu\text{A}$	0	—	0.2	
"H" level output V-I characteristics	—	3.3 V $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$	*1			—
		1.8 V $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$	*2			
"L" level output V-I characteristics	—	3.3 V $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$	*1			—
		1.8 V $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$	*2			
Input leakage current	I_L	—	—	—	± 5	μA
Pull up/Pull down resistance	R_P	3.3 V Pull up $V_{IL} = 0$, Pull down $V_{IH} = V_{DDI}$	10	33	80	$\text{k}\Omega$
		1.8 V Pull up $V_{IL} = 0$, Pull down $V_{IH} = V_{DDI}$	8	18	40	

*1 : Refer to " (2) 3.3 V" in ■V-I CHARACTERISTICS.

*2 : Refer to " (1) 1.8 V" in ■V-I CHARACTERISTICS.

- Dual power supply : $V_{DDE} = 2.5\text{ V}$, $V_{DDI} = 1.8\text{ V}/1.5\text{ V}/1.1\text{ V}$
 $(V_{DDE} = 2.5\text{ V} \pm 0.2\text{ V}, V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}/V_{DDI} = 1.5\text{ V} \pm 0.1\text{ V}/V_{DDI} = 1.1\text{ V} \pm 0.1\text{ V},$
 $V_{SS} = 0\text{ V}, T_j = -40\text{ }^\circ\text{C to } +125\text{ }^\circ\text{C})$

Parameter	Symbol	Conditions	Value			Unit
			Min	Typ	Max	
“H” level output voltage	V_{OH3}	2.5 V Output $I_{OH} = -100\text{ }\mu\text{A}$	$V_{DDE} - 0.2$	—	V_{DDE}	V
	V_{OH2}	1.8 V Output $I_{OH} = -100\text{ }\mu\text{A}$	$V_{DDI} - 0.2$	—	V_{DDI}	
“L” level output voltage	V_{OL3}	2.5 V Output $I_{OL} = 100\text{ }\mu\text{A}$	0	—	0.2	V
	V_{OL2}	1.8 V Output $I_{OL} = 100\text{ }\mu\text{A}$	0	—	0.2	
“H” level output V-I characteristics	—	2.5 V $V_{DDE} = 2.5\text{ V} \pm 0.2\text{ V}$	—			—
		1.8 V $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$	*			
“L” level output V-I characteristics	—	2.5 V $V_{DDE} = 2.5\text{ V} \pm 0.2\text{ V}$	—			—
		1.8 V $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$	*			
Input leakage current	I_L	—	—	—	± 5	μA
Pull up/Pull down resistance	R_P	2.5 V Pull up $V_{IL} = 0$, Pull down $V_{IH} = V_{DDE}$	—	25	—	k Ω
		1.8 V Pull up $V_{IL} = 0$, Pull down $V_{IH} = V_{DDI}$	8	18	40	

* : Refer to “ (1) 1.8 V” in ■V-I CHARACTERISTICS.

2. AC characteristics

($V_{SS} = 0\text{ V}, T_j = -40\text{ }^\circ\text{C to } +125\text{ }^\circ\text{C}$ (Standard))

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Delay time	t_{pd}^{*1}	$typ^{*2} \times tmin^{*3}$	$typ^{*2} \times ttyp^{*3}$	$typ^{*2} \times tmax^{*3}$	ns

*1 : Delay time = propagation delay time, enable time, disable time.

*2 : “typ” is calculated based on the cell specifications.

*3 : Measurement conditions

Measurement condition	tmin	ttyp	tmax
$V_{DD} = 1.8\text{ V} \pm 0.15\text{ V}, V_{SS} = 0\text{ V}, T_j = -40\text{ }^\circ\text{C to } +125\text{ }^\circ\text{C}$	0.62	1.00	1.88
$V_{DD} = 1.5\text{ V} \pm 0.10\text{ V}, V_{SS} = 0\text{ V}, T_j = -40\text{ }^\circ\text{C to } +125\text{ }^\circ\text{C}$	0.76	1.25	2.42
$V_{DD} = 1.1\text{ V} \pm 0.1\text{ V}, V_{SS} = 0\text{ V}, T_j = -40\text{ }^\circ\text{C to } +125\text{ }^\circ\text{C}$	1.08	2.14	6.22


Note : AC characteristics are determined based on junction temperature, voltage conditions, and process variation.

CS86 Series


■ V - I CHARACTERISTICS

(1) 1.8 V


Conditions
 Min : Process = Slow, $T_j = +125\text{ }^\circ\text{C}$, $V_{DD} = 1.65\text{ V}$
 Typ : Process = Typical, $T_j = +25\text{ }^\circ\text{C}$, $V_{DD} = 1.80\text{ V}$
 Max : Process = Fast, $T_j = -40\text{ }^\circ\text{C}$, $V_{DD} = 1.95\text{ V}$




1.8 V CMOS "H" level output
(L, M type)



1.8 V CMOS "L" level output
(L, M type)



1.8 V CMOS "H" level output
(H, V type)



1.8 V CMOS "L" level output
(H, V type)


(2) 3.3 V

Conditions


Min : Process = Slow, $T_j = +125\text{ }^\circ\text{C}$, $V_{DDE} = 3.0\text{ V}$

Typ : Process = Typical, $T_j = +25\text{ }^\circ\text{C}$, $V_{DDE} = 3.3\text{ V}$


Max : Process = Fast, $T_j = -40\text{ }^\circ\text{C}$, $V_{DDE} = 3.6\text{ V}$




3.3 V CMOS "H" level output
(L, M type)



3.3 V CMOS "L" level output
(L, M type)



3.3 V CMOS "H" level output
(H, V type)



3.3 V CMOS "L" level output
(H, V type)

CS86 Series

■ INPUT/OUTPUT PIN CAPACITANCE

($T_j = +25\text{ }^\circ\text{C}$, $V_{DD} = V_I = 0\text{ V}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Requirements	Unit
Input pin	—	Max 16	pF
Output pin	L, M, H, V type	Max 16	pF
I/O pin	L, M, H, V type	Max 16	pF

Note : Capacitance varies according to the package and the location of the pin.

■ DESIGN METHOD

Fujitsu Microelectronics's Reference Design Flow provides the following functions that help reduce the development time of large scale, high quality LSIs.

- Physical Prototyping

Compared with the conventional style, Physical Prototyping provides more accurate estimation in the early stage of physical design.

Therefore an early confirmation of chip sizes, interconnection, timing and etc. can be reached, allowing satisfied pieces of ASIC design to be converged within the scheduled development period.

- Low Power

The Low Power Synthesis tool is supported, which enables the use of gated clock buffers with latch.

The use of gated clock buffers of hard macro type provides low power consumption by the clock line. It also provides reliable operation, reduction in script complexity, and shorter turnaround time (TAT) for processing.

- Timing Closure

By using Physical Synthesis Tool, design layout is optimized.

This prevents post-layout timing problems from developing, which are prominent in particular in the field of deep submicron designs.

Fujitsu Microelectronics's hold timing error correction system is provided, by which multiple timing restrictions are considered at the same time for advanced SoC with complex system mode. This shortens the development time from the end of creating a net list to the beginning of manufacturing engineering samples.

- Hierarchical Design

A top-down hierarchical design approach is taken consistently from logic design to physical design to support larger-scale circuit integration based on deep submicron designing. This enables multiple blocks to be designed logically and physically at the same time and timing convergence to be attained in a short period, providing a design environment capable of easily supporting large-scale integration of circuits.

- Support for Signal Integrity

To avoid remake power mesh on late stage of layout, estimate the power mesh ratio based on Power consumption and IR-Drop.

Also, a verification system is prepared to check the x-talk noise and delay penalty caused by coupling capacitance between signal wires and the voltage drop caused by simultaneous local switching.

■ PACKAGES

Package	Pin count	Material
QFP	176, 208, 240	Plastic
TQFP	100, 120	Plastic
LQFP	144, 176, 208, 256	Plastic
HQFP	208, 240, 256, 304	Plastic
PBGA	256, 352, 420	Plastic
FBGA	112, 144, 168, 176, 192, 224, 240, 272, 288, 304, 368	Plastic
FLGA	144, 176, 208, 224, 288	Plastic
EBGA	660	Plastic

Note : The packages that can be used depend on the circuit configuration. For details, contact Fujitsu Microelectronics.

FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387
<http://jp.fujitsu.com/fml/en/>

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.
1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
<http://www.fma.fujitsu.com/>

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH
Pittlerstrasse 47, 63225 Langen,
Germany
Tel: +49-6103-690-0 Fax: +49-6103-690-122
<http://emea.fujitsu.com/microelectronics/>

Korea

FUJITSU MICROELECTRONICS KOREA LTD.
206 KOSMO TOWER, 1002 Daechi-Dong,
Kangnam-Gu, Seoul 135-280
Korea
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111
<http://www.fmk.fujitsu.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.
151 Lorong Chuan, #05-08 New Tech Park,
Singapore 556741
Tel: +65-6281-0770 Fax: +65-6281-0220
<http://www.fujitsu.com/sg/services/micro/semiconductor/>

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.
Rm.3102, Bund Center, No.222 Yan An Road(E),
Shanghai 200002, China
Tel: +86-21-6335-1560 Fax: +86-21-6335-1605
<http://cn.fujitsu.com/fmc/>

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.
10/F., World Commerce Centre, 11 Canton Road
Tsimshatsui, Kowloon
Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
<http://cn.fujitsu.com/fmc/tw>

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.